Piteball/android_kernel_google_msm
1
0
Fork 0
mirror of https://github.com/followmsi/android_kernel_google_msm.git synced 2024-11-06 23:17:41 +00:00
Code Issues Projects Releases Wiki Activity

Merge branch 'x86/ptrace' into x86/tsc

Browse source 
Conflicts:
	arch/x86/kernel/cpu/intel.c
This commit is contained in:
Ingo Molnar 2008-12-23 16:29:31 +01:00
commit 7e3cbc3f77
3 changed files with 9 additions and 12 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
arch/x86/kernel/cpu/intel.c
View file

@ -324,12 +324,11 @@ static void __cpuinit init_intel(struct cpuinfo_x86 *c)
set_cpu_cap(c, X86_FEATURE_P4); set_cpu_cap(c, X86_FEATURE_P4);
if (c->x86 == 6) if (c->x86 == 6)
set_cpu_cap(c, X86_FEATURE_P3); set_cpu_cap(c, X86_FEATURE_P3);
#endif
if (cpu_has_bts) if (cpu_has_bts)
ptrace_bts_init_intel(c); ptrace_bts_init_intel(c);
#endif
if (!cpu_has(c, X86_FEATURE_XTOPOLOGY)) { if (!cpu_has(c, X86_FEATURE_XTOPOLOGY)) {
/* /*
* let's use the legacy cpuid vector 0x1 and 0x4 for topology * let's use the legacy cpuid vector 0x1 and 0x4 for topology

9
arch/x86/kernel/ds.c
View file

@ -847,17 +847,16 @@ void __cpuinit ds_init_intel(struct cpuinfo_x86 *c)
switch (c->x86) { switch (c->x86) {
case 0x6: case 0x6:
switch (c->x86_model) { switch (c->x86_model) {
case 0 ... 0xC:
/* sorry, don't know about them */
break;
case 0xD: case 0xD:
case 0xE: /* Pentium M */ case 0xE: /* Pentium M */
ds_configure(&ds_cfg_var); ds_configure(&ds_cfg_var);
break; break;
case 0xF: /* Core2 */ default: /* Core2, Atom, ... */
case 0x1C: /* Atom */
ds_configure(&ds_cfg_64); ds_configure(&ds_cfg_64);
break; break;
default:
/* sorry, don't know about them */
break;
} }
break; break;
case 0xF: case 0xF:

9
arch/x86/kernel/ptrace.c
View file

@ -929,17 +929,16 @@ void __cpuinit ptrace_bts_init_intel(struct cpuinfo_x86 *c)
switch (c->x86) { switch (c->x86) {
case 0x6: case 0x6:
switch (c->x86_model) { switch (c->x86_model) {
case 0 ... 0xC:
/* sorry, don't know about them */
break;
case 0xD: case 0xD:
case 0xE: /* Pentium M */ case 0xE: /* Pentium M */
bts_configure(&bts_cfg_pentium_m); bts_configure(&bts_cfg_pentium_m);
break; break;
case 0xF: /* Core2 */ default: /* Core2, Atom, ... */
case 0x1C: /* Atom */
bts_configure(&bts_cfg_core2); bts_configure(&bts_cfg_core2);
break; break;
default:
/* sorry, don't know about them */
break;
} }
break; break;
case 0xF: case 0xF: