mirror of
https://github.com/followmsi/android_kernel_google_msm.git
synced 2024-11-06 23:17:41 +00:00
9a8fd55899
The attached patches provides part 6 of an architecture implementation for the Tensilica Xtensa CPU series. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
88 lines
2.2 KiB
C
88 lines
2.2 KiB
C
/*
|
|
* include/asm-xtensa/pci-bridge.h
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General
|
|
* Public License. See the file "COPYING" in the main directory of
|
|
* this archive for more details.
|
|
*
|
|
* Copyright (C) 2005 Tensilica Inc.
|
|
*/
|
|
|
|
#ifndef _XTENSA_PCI_BRIDGE_H
|
|
#define _XTENSA_PCI_BRIDGE_H
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
struct device_node;
|
|
struct pci_controller;
|
|
|
|
/*
|
|
* pciauto_bus_scan() enumerates the pci space.
|
|
*/
|
|
|
|
extern int pciauto_bus_scan(struct pci_controller *, int);
|
|
|
|
struct pci_space {
|
|
unsigned long start;
|
|
unsigned long end;
|
|
unsigned long base;
|
|
};
|
|
|
|
/*
|
|
* Structure of a PCI controller (host bridge)
|
|
*/
|
|
|
|
struct pci_controller {
|
|
int index; /* used for pci_controller_num */
|
|
struct pci_controller *next;
|
|
struct pci_bus *bus;
|
|
void *arch_data;
|
|
|
|
int first_busno;
|
|
int last_busno;
|
|
|
|
struct pci_ops *ops;
|
|
volatile unsigned int *cfg_addr;
|
|
volatile unsigned char *cfg_data;
|
|
|
|
/* Currently, we limit ourselves to 1 IO range and 3 mem
|
|
* ranges since the common pci_bus structure can't handle more
|
|
*/
|
|
struct resource io_resource;
|
|
struct resource mem_resources[3];
|
|
int mem_resource_count;
|
|
|
|
/* Host bridge I/O and Memory space
|
|
* Used for BAR placement algorithms
|
|
*/
|
|
struct pci_space io_space;
|
|
struct pci_space mem_space;
|
|
|
|
/* Return the interrupt number fo a device. */
|
|
int (*map_irq)(struct pci_dev*, u8, u8);
|
|
|
|
};
|
|
|
|
static inline void pcibios_init_resource(struct resource *res,
|
|
unsigned long start, unsigned long end, int flags, char *name)
|
|
{
|
|
res->start = start;
|
|
res->end = end;
|
|
res->flags = flags;
|
|
res->name = name;
|
|
res->parent = NULL;
|
|
res->sibling = NULL;
|
|
res->child = NULL;
|
|
}
|
|
|
|
|
|
/* These are used for config access before all the PCI probing has been done. */
|
|
int early_read_config_byte(struct pci_controller*, int, int, int, u8*);
|
|
int early_read_config_word(struct pci_controller*, int, int, int, u16*);
|
|
int early_read_config_dword(struct pci_controller*, int, int, int, u32*);
|
|
int early_write_config_byte(struct pci_controller*, int, int, int, u8);
|
|
int early_write_config_word(struct pci_controller*, int, int, int, u16);
|
|
int early_write_config_dword(struct pci_controller*, int, int, int, u32);
|
|
|
|
#endif /* __KERNEL__ */
|
|
#endif /* _XTENSA_PCI_BRIDGE_H */
|