mirror of
https://github.com/followmsi/android_kernel_google_msm.git
synced 2024-11-06 23:17:41 +00:00
c350849461
Add the dsi driver implementation for DSI version 3.0. Use the panel information retrieved from the 'dts' to configure the interface parameters. Add the device tree binding file to specify the basic configuration and panel features. Change-Id: I6a3677401454ad1d2bc29b0b845b0366eb7842b7 Signed-off-by: Chandan Uddaraju <chandanu@codeaurora.org>
91 lines
1.9 KiB
C
91 lines
1.9 KiB
C
/* Copyright (c) 2012, Code Aurora Forum. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 and
|
|
* only version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef MDSS_H
|
|
#define MDSS_H
|
|
|
|
#include <linux/spinlock.h>
|
|
#include <linux/types.h>
|
|
#include <linux/workqueue.h>
|
|
|
|
#define MDSS_REG_WRITE(addr, val) writel_relaxed(val, mdss_reg_base + addr)
|
|
#define MDSS_REG_READ(addr) readl_relaxed(mdss_reg_base + addr)
|
|
|
|
extern unsigned char *mdss_reg_base;
|
|
extern spinlock_t dsi_clk_lock;
|
|
|
|
enum mdss_mdp_clk_type {
|
|
MDSS_CLK_AHB,
|
|
MDSS_CLK_AXI,
|
|
MDSS_CLK_MDP_SRC,
|
|
MDSS_CLK_MDP_CORE,
|
|
MDSS_CLK_MDP_LUT,
|
|
MDSS_CLK_MDP_VSYNC,
|
|
MDSS_MAX_CLK
|
|
};
|
|
|
|
struct mdss_res_type {
|
|
u32 rev;
|
|
u32 mdp_rev;
|
|
struct clk *mdp_clk[MDSS_MAX_CLK];
|
|
struct regulator *fs;
|
|
|
|
struct workqueue_struct *clk_ctrl_wq;
|
|
struct delayed_work clk_ctrl_worker;
|
|
|
|
u32 irq;
|
|
u32 irq_mask;
|
|
u32 irq_ena;
|
|
u32 irq_buzy;
|
|
|
|
u32 mdp_irq_mask;
|
|
|
|
u32 clk_ena;
|
|
u32 suspend;
|
|
u32 timeout;
|
|
|
|
u32 fs_ena;
|
|
u32 vsync_ena;
|
|
|
|
u32 intf;
|
|
u32 eintf_ena;
|
|
u32 prim_ptype;
|
|
u32 res_init;
|
|
u32 pdev_lcnt;
|
|
u32 bus_hdl;
|
|
|
|
u32 smp_mb_cnt;
|
|
u32 smp_mb_size;
|
|
u32 *pipe_type_map;
|
|
u32 *mixer_type_map;
|
|
};
|
|
extern struct mdss_res_type *mdss_res;
|
|
|
|
enum mdss_hw_index {
|
|
MDSS_HW_MDP,
|
|
MDSS_HW_DSI0,
|
|
MDSS_HW_DSI1,
|
|
MDSS_HW_HDMI,
|
|
MDSS_HW_EDP,
|
|
MDSS_MAX_HW_BLK
|
|
};
|
|
|
|
struct mdss_hw {
|
|
u32 hw_ndx;
|
|
irqreturn_t (*irq_handler)(int irq, void *ptr);
|
|
};
|
|
|
|
void mdss_enable_irq(struct mdss_hw *hw);
|
|
void mdss_disable_irq(struct mdss_hw *hw);
|
|
void mdss_disable_irq_nosync(struct mdss_hw *hw);
|
|
#endif /* MDSS_H */
|