msm: pcie: correct PCIe clean up sequence for failed link setup
PCIe pipe clock is the last resource to be enabled. Therefore, move PCIe pipe clock deinit to the correct place in PCIe clean up sequence. Change-Id: I8b20debcfae7296099d521fc0b41eddc382a3302 Signed-off-by: Tony Truong <truong@codeaurora.org>
This commit is contained in:
parent
de724756ee
commit
0c20c7367c
|
@ -3116,10 +3116,10 @@ int msm_pcie_enable(struct msm_pcie_dev_t *dev, u32 options)
|
|||
link_fail:
|
||||
msm_pcie_write_reg(dev->phy, PCIE_PHY_SW_RESET, 0x1);
|
||||
msm_pcie_write_reg(dev->phy, PCIE_PHY_POWER_DOWN_CONTROL, 0);
|
||||
msm_pcie_pipe_clk_deinit(dev);
|
||||
msm_pcie_clk_deinit(dev);
|
||||
clk_fail:
|
||||
msm_pcie_vreg_deinit(dev);
|
||||
msm_pcie_pipe_clk_deinit(dev);
|
||||
out:
|
||||
mutex_unlock(&dev->setup_lock);
|
||||
|
||||
|
|
Loading…
Reference in New Issue