mirror of
https://github.com/team-infusion-developers/android_kernel_samsung_msm8976.git
synced 2024-11-01 10:33:27 +00:00
ARM: S5PV310: Add the definition for external interrupt
This patch adds the definition for both IRQs and GPIO registers for external interrupts. Signed-off-by: Jongsun Han <jongsun.han@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
This commit is contained in:
parent
1cf0eb7997
commit
40c9bc5c3c
2 changed files with 58 additions and 0 deletions
|
@ -85,6 +85,22 @@
|
|||
|
||||
#define IRQ_ONENAND_AUDI COMBINER_IRQ(34, 0)
|
||||
|
||||
#define IRQ_EINT4 COMBINER_IRQ(37, 0)
|
||||
#define IRQ_EINT5 COMBINER_IRQ(37, 1)
|
||||
#define IRQ_EINT6 COMBINER_IRQ(37, 2)
|
||||
#define IRQ_EINT7 COMBINER_IRQ(37, 3)
|
||||
#define IRQ_EINT8 COMBINER_IRQ(38, 0)
|
||||
|
||||
#define IRQ_EINT9 COMBINER_IRQ(38, 1)
|
||||
#define IRQ_EINT10 COMBINER_IRQ(38, 2)
|
||||
#define IRQ_EINT11 COMBINER_IRQ(38, 3)
|
||||
#define IRQ_EINT12 COMBINER_IRQ(38, 4)
|
||||
#define IRQ_EINT13 COMBINER_IRQ(38, 5)
|
||||
#define IRQ_EINT14 COMBINER_IRQ(38, 6)
|
||||
#define IRQ_EINT15 COMBINER_IRQ(38, 7)
|
||||
|
||||
#define IRQ_EINT16_31 COMBINER_IRQ(39, 0)
|
||||
|
||||
#define MAX_COMBINER_NR 40
|
||||
|
||||
#define S5P_IRQ_EINT_BASE COMBINER_IRQ(MAX_COMBINER_NR, 0)
|
||||
|
|
42
arch/arm/mach-s5pv310/include/mach/regs-gpio.h
Normal file
42
arch/arm/mach-s5pv310/include/mach/regs-gpio.h
Normal file
|
@ -0,0 +1,42 @@
|
|||
/* linux/arch/arm/mach-s5pv310/include/mach/regs-gpio.h
|
||||
*
|
||||
* Copyright (c) 2010 Samsung Electronics Co., Ltd.
|
||||
* http://www.samsung.com
|
||||
*
|
||||
* S5PV310 - GPIO (including EINT) register definitions
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef __ASM_ARCH_REGS_GPIO_H
|
||||
#define __ASM_ARCH_REGS_GPIO_H __FILE__
|
||||
|
||||
#include <mach/map.h>
|
||||
#include <mach/irqs.h>
|
||||
|
||||
#define S5PV310_EINT40CON (S5P_VA_GPIO2 + 0xE00)
|
||||
#define S5P_EINT_CON(x) (S5PV310_EINT40CON + ((x) * 0x4))
|
||||
|
||||
#define S5PV310_EINT40FLTCON0 (S5P_VA_GPIO2 + 0xE80)
|
||||
#define S5P_EINT_FLTCON(x) (S5PV310_EINT40FLTCON0 + ((x) * 0x4))
|
||||
|
||||
#define S5PV310_EINT40MASK (S5P_VA_GPIO2 + 0xF00)
|
||||
#define S5P_EINT_MASK(x) (S5PV310_EINT40MASK + ((x) * 0x4))
|
||||
|
||||
#define S5PV310_EINT40PEND (S5P_VA_GPIO2 + 0xF40)
|
||||
#define S5P_EINT_PEND(x) (S5PV310_EINT40PEND + ((x) * 0x4))
|
||||
|
||||
#define EINT_REG_NR(x) (EINT_OFFSET(x) >> 3)
|
||||
|
||||
#define eint_irq_to_bit(irq) (1 << (EINT_OFFSET(irq) & 0x7))
|
||||
|
||||
#define EINT_MODE S3C_GPIO_SFN(0xf)
|
||||
|
||||
#define EINT_GPIO_0(x) S5PV310_GPX0(x)
|
||||
#define EINT_GPIO_1(x) S5PV310_GPX1(x)
|
||||
#define EINT_GPIO_2(x) S5PV310_GPX2(x)
|
||||
#define EINT_GPIO_3(x) S5PV310_GPX3(x)
|
||||
|
||||
#endif /* __ASM_ARCH_REGS_GPIO_H */
|
Loading…
Reference in a new issue