Piteball
/
android_kernel_samsung_msm8976
mirror of https://github.com/team-infusion-developers/android_kernel_samsung_msm8976.git
1
1
Fork 0
Code Issues Projects Releases Wiki Activity

msm: pcie: add support to enable common clk config for EP 

Add support to enable the common clock configuration for the
endpoint.

Change-Id: I9f6c33eb6cfa032837a07e437f349a7c1a60704c
Signed-off-by: Tony Truong <truong@codeaurora.org>
This commit is contained in:
Tony Truong 2015-01-28 17:08:04 -08:00
parent 863174982d
commit cde5f8905c
2 changed files with 25 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
Documentation/devicetree/bindings/pci/msm_pcie.txt
View File

@ -56,6 +56,7 @@ Optional Properties:
- qcom,l1ss-supported: L1 sub-states (L1ss) is supported.
- qcom,aux-clk-sync: The AUX clock is synchronous to the Core clock to
support L1ss.
- qcom,common-clk-en: Enables the common clock configuration for the endpoint.
- qcom,n-fts: The number of fast training sequences sent when the link state
is changed from L0s to L0.
- qcom,ep-wakeirq: The endpoint will issue wake signal when it is up, and the

24
drivers/pci/host/pci-msm.c
View File

@ -493,6 +493,7 @@ struct msm_pcie_dev_t {
bool l0s_supported;
bool l1_supported;
bool l1ss_supported;
bool common_clk_en;
bool aux_clk_sync;
uint32_t n_fts;
bool ext_ref_clk;
@ -1220,6 +1221,8 @@ static void msm_pcie_show_status(struct msm_pcie_dev_t *dev)
dev->l1_supported ? "" : "not");
pr_alert("l1ss_supported is %s supported\n",
dev->l1ss_supported ? "" : "not");
pr_alert("common_clk_en is %d\n",
dev->common_clk_en);
pr_alert("aux_clk_sync is %d\n",
dev->aux_clk_sync);
pr_alert("ext_ref_clk is %d\n",
@ -2772,6 +2775,19 @@ static void msm_pcie_config_link_state(struct msm_pcie_dev_t *dev)
dev->rc_idx, ep_link_cap_offset);
}
if (dev->common_clk_en) {
msm_pcie_write_mask(dev->conf + ep_link_ctrlstts_offset,
0, BIT(6));
if (dev->shadow_en)
dev->ep_shadow[0][ep_link_ctrlstts_offset / 4] =
readl_relaxed(dev->conf +
ep_link_ctrlstts_offset);
PCIE_DBG2(dev, "EP's CAP_LINKCTRLSTATUS:0x%x\n",
readl_relaxed(dev->conf + ep_link_ctrlstts_offset));
}
if (dev->l0s_supported) {
msm_pcie_write_mask(dev->dm_core + PCIE20_CAP_LINKCTRLSTATUS,
0, BIT(0));
@ -4470,6 +4486,14 @@ static int msm_pcie_probe(struct platform_device *pdev)
"qcom,l1ss-supported");
PCIE_DBG(&msm_pcie_dev[rc_idx], "L1ss is %s supported.\n",
msm_pcie_dev[rc_idx].l1ss_supported ? "" : "not");
msm_pcie_dev[rc_idx].common_clk_en =
of_property_read_bool((&pdev->dev)->of_node,
"qcom,common-clk-en");
PCIE_DBG(&msm_pcie_dev[rc_idx], "Common clock is %s enabled.\n",
msm_pcie_dev[rc_idx].common_clk_en ? "" : "not");
msm_pcie_dev[rc_idx].aux_clk_sync =
of_property_read_bool((&pdev->dev)->of_node,
"qcom,aux-clk-sync");
msm_pcie_dev[rc_idx].aux_clk_sync =
of_property_read_bool((&pdev->dev)->of_node,
"qcom,aux-clk-sync");