mirror of
https://github.com/team-infusion-developers/android_kernel_samsung_msm8976.git
synced 2024-10-19 01:48:56 +00:00
74553aedd4
While playing with the firmware a while back, I discovered a way to access the device's entire address space before the firmware has been loaded. Previously we were loading the firmware early on (during probe) so that we could read the MAC address from the EEPROM and register a netdevice. Now that we can read the EEPROM without having firmware, we can defer firmware loading until later while still reading the MAC address early on. This has the advantage that zd1211rw can now be built into the kernel -- previously if this was the case, zd1211rw would be loaded before the filesystem is available and firmware loading would fail. Firmware load and other device initialization operations now happen the first time the interface is brought up. Some architectural changes were needed: handling of the is_zd1211b flag was moved into the zd_usb structure, MAC address handling was obviously changed, and a preinit_hw stage was added (the order is now: init, preinit_hw, init_hw). Signed-off-by: Daniel Drake <dsd@gentoo.org> Signed-off-by: John W. Linville <linville@tuxdriver.com>
492 lines
12 KiB
C
492 lines
12 KiB
C
/* zd_rf_al7230b.c: Functions for the AL7230B RF controller
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include "zd_rf.h"
|
|
#include "zd_usb.h"
|
|
#include "zd_chip.h"
|
|
|
|
static const u32 chan_rv[][2] = {
|
|
RF_CHANNEL( 1) = { 0x09ec00, 0x8cccc8 },
|
|
RF_CHANNEL( 2) = { 0x09ec00, 0x8cccd8 },
|
|
RF_CHANNEL( 3) = { 0x09ec00, 0x8cccc0 },
|
|
RF_CHANNEL( 4) = { 0x09ec00, 0x8cccd0 },
|
|
RF_CHANNEL( 5) = { 0x05ec00, 0x8cccc8 },
|
|
RF_CHANNEL( 6) = { 0x05ec00, 0x8cccd8 },
|
|
RF_CHANNEL( 7) = { 0x05ec00, 0x8cccc0 },
|
|
RF_CHANNEL( 8) = { 0x05ec00, 0x8cccd0 },
|
|
RF_CHANNEL( 9) = { 0x0dec00, 0x8cccc8 },
|
|
RF_CHANNEL(10) = { 0x0dec00, 0x8cccd8 },
|
|
RF_CHANNEL(11) = { 0x0dec00, 0x8cccc0 },
|
|
RF_CHANNEL(12) = { 0x0dec00, 0x8cccd0 },
|
|
RF_CHANNEL(13) = { 0x03ec00, 0x8cccc8 },
|
|
RF_CHANNEL(14) = { 0x03ec00, 0x866660 },
|
|
};
|
|
|
|
static const u32 std_rv[] = {
|
|
0x4ff821,
|
|
0xc5fbfc,
|
|
0x21ebfe,
|
|
0xafd401, /* freq shift 0xaad401 */
|
|
0x6cf56a,
|
|
0xe04073,
|
|
0x193d76,
|
|
0x9dd844,
|
|
0x500007,
|
|
0xd8c010,
|
|
};
|
|
|
|
static const u32 rv_init1[] = {
|
|
0x3c9000,
|
|
0xbfffff,
|
|
0x700000,
|
|
0xf15d58,
|
|
};
|
|
|
|
static const u32 rv_init2[] = {
|
|
0xf15d59,
|
|
0xf15d5c,
|
|
0xf15d58,
|
|
};
|
|
|
|
static const struct zd_ioreq16 ioreqs_sw[] = {
|
|
{ CR128, 0x14 }, { CR129, 0x12 }, { CR130, 0x10 },
|
|
{ CR38, 0x38 }, { CR136, 0xdf },
|
|
};
|
|
|
|
static int zd1211b_al7230b_finalize(struct zd_chip *chip)
|
|
{
|
|
int r;
|
|
static const struct zd_ioreq16 ioreqs[] = {
|
|
{ CR80, 0x30 }, { CR81, 0x30 }, { CR79, 0x58 },
|
|
{ CR12, 0xf0 }, { CR77, 0x1b }, { CR78, 0x58 },
|
|
{ CR203, 0x04 },
|
|
{ },
|
|
{ CR240, 0x80 },
|
|
};
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
if (r)
|
|
return r;
|
|
|
|
if (chip->new_phy_layout) {
|
|
/* antenna selection? */
|
|
r = zd_iowrite16_locked(chip, 0xe5, CR9);
|
|
if (r)
|
|
return r;
|
|
}
|
|
|
|
return zd_iowrite16_locked(chip, 0x04, CR203);
|
|
}
|
|
|
|
static int zd1211_al7230b_init_hw(struct zd_rf *rf)
|
|
{
|
|
int r;
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
/* All of these writes are identical to AL2230 unless otherwise
|
|
* specified */
|
|
static const struct zd_ioreq16 ioreqs_1[] = {
|
|
/* This one is 7230-specific, and happens before the rest */
|
|
{ CR240, 0x57 },
|
|
{ },
|
|
|
|
{ CR15, 0x20 }, { CR23, 0x40 }, { CR24, 0x20 },
|
|
{ CR26, 0x11 }, { CR28, 0x3e }, { CR29, 0x00 },
|
|
{ CR44, 0x33 },
|
|
/* This value is different for 7230 (was: 0x2a) */
|
|
{ CR106, 0x22 },
|
|
{ CR107, 0x1a }, { CR109, 0x09 }, { CR110, 0x27 },
|
|
{ CR111, 0x2b }, { CR112, 0x2b }, { CR119, 0x0a },
|
|
/* This happened further down in AL2230,
|
|
* and the value changed (was: 0xe0) */
|
|
{ CR122, 0xfc },
|
|
{ CR10, 0x89 },
|
|
/* for newest (3rd cut) AL2300 */
|
|
{ CR17, 0x28 },
|
|
{ CR26, 0x93 }, { CR34, 0x30 },
|
|
/* for newest (3rd cut) AL2300 */
|
|
{ CR35, 0x3e },
|
|
{ CR41, 0x24 }, { CR44, 0x32 },
|
|
/* for newest (3rd cut) AL2300 */
|
|
{ CR46, 0x96 },
|
|
{ CR47, 0x1e }, { CR79, 0x58 }, { CR80, 0x30 },
|
|
{ CR81, 0x30 }, { CR87, 0x0a }, { CR89, 0x04 },
|
|
{ CR92, 0x0a }, { CR99, 0x28 },
|
|
/* This value is different for 7230 (was: 0x00) */
|
|
{ CR100, 0x02 },
|
|
{ CR101, 0x13 }, { CR102, 0x27 },
|
|
/* This value is different for 7230 (was: 0x24) */
|
|
{ CR106, 0x22 },
|
|
/* This value is different for 7230 (was: 0x2a) */
|
|
{ CR107, 0x3f },
|
|
{ CR109, 0x09 },
|
|
/* This value is different for 7230 (was: 0x13) */
|
|
{ CR110, 0x1f },
|
|
{ CR111, 0x1f }, { CR112, 0x1f }, { CR113, 0x27 },
|
|
{ CR114, 0x27 },
|
|
/* for newest (3rd cut) AL2300 */
|
|
{ CR115, 0x24 },
|
|
/* This value is different for 7230 (was: 0x24) */
|
|
{ CR116, 0x3f },
|
|
/* This value is different for 7230 (was: 0xf4) */
|
|
{ CR117, 0xfa },
|
|
{ CR118, 0xfc }, { CR119, 0x10 }, { CR120, 0x4f },
|
|
{ CR121, 0x77 }, { CR137, 0x88 },
|
|
/* This one is 7230-specific */
|
|
{ CR138, 0xa8 },
|
|
/* This value is different for 7230 (was: 0xff) */
|
|
{ CR252, 0x34 },
|
|
/* This value is different for 7230 (was: 0xff) */
|
|
{ CR253, 0x34 },
|
|
|
|
/* PLL_OFF */
|
|
{ CR251, 0x2f },
|
|
};
|
|
|
|
static const struct zd_ioreq16 ioreqs_2[] = {
|
|
{ CR251, 0x3f }, /* PLL_ON */
|
|
{ CR128, 0x14 }, { CR129, 0x12 }, { CR130, 0x10 },
|
|
{ CR38, 0x38 }, { CR136, 0xdf },
|
|
};
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs_1, ARRAY_SIZE(ioreqs_1));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, chan_rv[0], ARRAY_SIZE(chan_rv[0]));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, std_rv, ARRAY_SIZE(std_rv));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, rv_init1, ARRAY_SIZE(rv_init1));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs_2, ARRAY_SIZE(ioreqs_2));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, rv_init2, ARRAY_SIZE(rv_init2));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_iowrite16_locked(chip, 0x06, CR203);
|
|
if (r)
|
|
return r;
|
|
r = zd_iowrite16_locked(chip, 0x80, CR240);
|
|
if (r)
|
|
return r;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int zd1211b_al7230b_init_hw(struct zd_rf *rf)
|
|
{
|
|
int r;
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
static const struct zd_ioreq16 ioreqs_1[] = {
|
|
{ CR240, 0x57 }, { CR9, 0x9 },
|
|
{ },
|
|
{ CR10, 0x8b }, { CR15, 0x20 },
|
|
{ CR17, 0x2B }, /* for newest (3rd cut) AL2230 */
|
|
{ CR20, 0x10 }, /* 4N25->Stone Request */
|
|
{ CR23, 0x40 }, { CR24, 0x20 }, { CR26, 0x93 },
|
|
{ CR28, 0x3e }, { CR29, 0x00 },
|
|
{ CR33, 0x28 }, /* 5613 */
|
|
{ CR34, 0x30 },
|
|
{ CR35, 0x3e }, /* for newest (3rd cut) AL2230 */
|
|
{ CR41, 0x24 }, { CR44, 0x32 },
|
|
{ CR46, 0x99 }, /* for newest (3rd cut) AL2230 */
|
|
{ CR47, 0x1e },
|
|
|
|
/* ZD1215 5610 */
|
|
{ CR48, 0x00 }, { CR49, 0x00 }, { CR51, 0x01 },
|
|
{ CR52, 0x80 }, { CR53, 0x7e }, { CR65, 0x00 },
|
|
{ CR66, 0x00 }, { CR67, 0x00 }, { CR68, 0x00 },
|
|
{ CR69, 0x28 },
|
|
|
|
{ CR79, 0x58 }, { CR80, 0x30 }, { CR81, 0x30 },
|
|
{ CR87, 0x0A }, { CR89, 0x04 },
|
|
{ CR90, 0x58 }, /* 5112 */
|
|
{ CR91, 0x00 }, /* 5613 */
|
|
{ CR92, 0x0a },
|
|
{ CR98, 0x8d }, /* 4804, for 1212 new algorithm */
|
|
{ CR99, 0x00 }, { CR100, 0x02 }, { CR101, 0x13 },
|
|
{ CR102, 0x27 },
|
|
{ CR106, 0x20 }, /* change to 0x24 for AL7230B */
|
|
{ CR109, 0x13 }, /* 4804, for 1212 new algorithm */
|
|
{ CR112, 0x1f },
|
|
};
|
|
|
|
static const struct zd_ioreq16 ioreqs_new_phy[] = {
|
|
{ CR107, 0x28 },
|
|
{ CR110, 0x1f }, /* 5127, 0x13->0x1f */
|
|
{ CR111, 0x1f }, /* 0x13 to 0x1f for AL7230B */
|
|
{ CR116, 0x2a }, { CR118, 0xfa }, { CR119, 0x12 },
|
|
{ CR121, 0x6c }, /* 5613 */
|
|
};
|
|
|
|
static const struct zd_ioreq16 ioreqs_old_phy[] = {
|
|
{ CR107, 0x24 },
|
|
{ CR110, 0x13 }, /* 5127, 0x13->0x1f */
|
|
{ CR111, 0x13 }, /* 0x13 to 0x1f for AL7230B */
|
|
{ CR116, 0x24 }, { CR118, 0xfc }, { CR119, 0x11 },
|
|
{ CR121, 0x6a }, /* 5613 */
|
|
};
|
|
|
|
static const struct zd_ioreq16 ioreqs_2[] = {
|
|
{ CR113, 0x27 }, { CR114, 0x27 }, { CR115, 0x24 },
|
|
{ CR117, 0xfa }, { CR120, 0x4f },
|
|
{ CR122, 0xfc }, /* E0->FCh at 4901 */
|
|
{ CR123, 0x57 }, /* 5613 */
|
|
{ CR125, 0xad }, /* 4804, for 1212 new algorithm */
|
|
{ CR126, 0x6c }, /* 5613 */
|
|
{ CR127, 0x03 }, /* 4804, for 1212 new algorithm */
|
|
{ CR130, 0x10 },
|
|
{ CR131, 0x00 }, /* 5112 */
|
|
{ CR137, 0x50 }, /* 5613 */
|
|
{ CR138, 0xa8 }, /* 5112 */
|
|
{ CR144, 0xac }, /* 5613 */
|
|
{ CR148, 0x40 }, /* 5112 */
|
|
{ CR149, 0x40 }, /* 4O07, 50->40 */
|
|
{ CR150, 0x1a }, /* 5112, 0C->1A */
|
|
{ CR252, 0x34 }, { CR253, 0x34 },
|
|
{ CR251, 0x2f }, /* PLL_OFF */
|
|
};
|
|
|
|
static const struct zd_ioreq16 ioreqs_3[] = {
|
|
{ CR251, 0x7f }, /* PLL_ON */
|
|
{ CR128, 0x14 }, { CR129, 0x12 }, { CR130, 0x10 },
|
|
{ CR38, 0x38 }, { CR136, 0xdf },
|
|
};
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs_1, ARRAY_SIZE(ioreqs_1));
|
|
if (r)
|
|
return r;
|
|
|
|
if (chip->new_phy_layout)
|
|
r = zd_iowrite16a_locked(chip, ioreqs_new_phy,
|
|
ARRAY_SIZE(ioreqs_new_phy));
|
|
else
|
|
r = zd_iowrite16a_locked(chip, ioreqs_old_phy,
|
|
ARRAY_SIZE(ioreqs_old_phy));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs_2, ARRAY_SIZE(ioreqs_2));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, chan_rv[0], ARRAY_SIZE(chan_rv[0]));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, std_rv, ARRAY_SIZE(std_rv));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, rv_init1, ARRAY_SIZE(rv_init1));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs_3, ARRAY_SIZE(ioreqs_3));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, rv_init2, ARRAY_SIZE(rv_init2));
|
|
if (r)
|
|
return r;
|
|
|
|
return zd1211b_al7230b_finalize(chip);
|
|
}
|
|
|
|
static int zd1211_al7230b_set_channel(struct zd_rf *rf, u8 channel)
|
|
{
|
|
int r;
|
|
const u32 *rv = chan_rv[channel-1];
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
static const struct zd_ioreq16 ioreqs[] = {
|
|
/* PLL_ON */
|
|
{ CR251, 0x3f },
|
|
{ CR203, 0x06 }, { CR240, 0x08 },
|
|
};
|
|
|
|
r = zd_iowrite16_locked(chip, 0x57, CR240);
|
|
if (r)
|
|
return r;
|
|
|
|
/* PLL_OFF */
|
|
r = zd_iowrite16_locked(chip, 0x2f, CR251);
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, std_rv, ARRAY_SIZE(std_rv));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwrite_cr_locked(chip, 0x3c9000);
|
|
if (r)
|
|
return r;
|
|
r = zd_rfwrite_cr_locked(chip, 0xf15d58);
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs_sw, ARRAY_SIZE(ioreqs_sw));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, rv, 2);
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwrite_cr_locked(chip, 0x3c9000);
|
|
if (r)
|
|
return r;
|
|
|
|
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
}
|
|
|
|
static int zd1211b_al7230b_set_channel(struct zd_rf *rf, u8 channel)
|
|
{
|
|
int r;
|
|
const u32 *rv = chan_rv[channel-1];
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
r = zd_iowrite16_locked(chip, 0x57, CR240);
|
|
if (r)
|
|
return r;
|
|
r = zd_iowrite16_locked(chip, 0xe4, CR9);
|
|
if (r)
|
|
return r;
|
|
|
|
/* PLL_OFF */
|
|
r = zd_iowrite16_locked(chip, 0x2f, CR251);
|
|
if (r)
|
|
return r;
|
|
r = zd_rfwritev_cr_locked(chip, std_rv, ARRAY_SIZE(std_rv));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwrite_cr_locked(chip, 0x3c9000);
|
|
if (r)
|
|
return r;
|
|
r = zd_rfwrite_cr_locked(chip, 0xf15d58);
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_iowrite16a_locked(chip, ioreqs_sw, ARRAY_SIZE(ioreqs_sw));
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwritev_cr_locked(chip, rv, 2);
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_rfwrite_cr_locked(chip, 0x3c9000);
|
|
if (r)
|
|
return r;
|
|
|
|
r = zd_iowrite16_locked(chip, 0x7f, CR251);
|
|
if (r)
|
|
return r;
|
|
|
|
return zd1211b_al7230b_finalize(chip);
|
|
}
|
|
|
|
static int zd1211_al7230b_switch_radio_on(struct zd_rf *rf)
|
|
{
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
static const struct zd_ioreq16 ioreqs[] = {
|
|
{ CR11, 0x00 },
|
|
{ CR251, 0x3f },
|
|
};
|
|
|
|
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
}
|
|
|
|
static int zd1211b_al7230b_switch_radio_on(struct zd_rf *rf)
|
|
{
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
static const struct zd_ioreq16 ioreqs[] = {
|
|
{ CR11, 0x00 },
|
|
{ CR251, 0x7f },
|
|
};
|
|
|
|
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
}
|
|
|
|
static int al7230b_switch_radio_off(struct zd_rf *rf)
|
|
{
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
static const struct zd_ioreq16 ioreqs[] = {
|
|
{ CR11, 0x04 },
|
|
{ CR251, 0x2f },
|
|
};
|
|
|
|
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
}
|
|
|
|
/* ZD1211B+AL7230B 6m band edge patching differs slightly from other
|
|
* configurations */
|
|
static int zd1211b_al7230b_patch_6m(struct zd_rf *rf, u8 channel)
|
|
{
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
struct zd_ioreq16 ioreqs[] = {
|
|
{ CR128, 0x14 }, { CR129, 0x12 },
|
|
};
|
|
|
|
/* FIXME: Channel 11 is not the edge for all regulatory domains. */
|
|
if (channel == 1) {
|
|
ioreqs[0].value = 0x0e;
|
|
ioreqs[1].value = 0x10;
|
|
} else if (channel == 11) {
|
|
ioreqs[0].value = 0x10;
|
|
ioreqs[1].value = 0x10;
|
|
}
|
|
|
|
dev_dbg_f(zd_chip_dev(chip), "patching for channel %d\n", channel);
|
|
return zd_iowrite16a_locked(chip, ioreqs, ARRAY_SIZE(ioreqs));
|
|
}
|
|
|
|
int zd_rf_init_al7230b(struct zd_rf *rf)
|
|
{
|
|
struct zd_chip *chip = zd_rf_to_chip(rf);
|
|
|
|
if (zd_chip_is_zd1211b(chip)) {
|
|
rf->init_hw = zd1211b_al7230b_init_hw;
|
|
rf->switch_radio_on = zd1211b_al7230b_switch_radio_on;
|
|
rf->set_channel = zd1211b_al7230b_set_channel;
|
|
rf->patch_6m_band_edge = zd1211b_al7230b_patch_6m;
|
|
} else {
|
|
rf->init_hw = zd1211_al7230b_init_hw;
|
|
rf->switch_radio_on = zd1211_al7230b_switch_radio_on;
|
|
rf->set_channel = zd1211_al7230b_set_channel;
|
|
rf->patch_6m_band_edge = zd_rf_generic_patch_6m;
|
|
rf->patch_cck_gain = 1;
|
|
}
|
|
|
|
rf->switch_radio_off = al7230b_switch_radio_off;
|
|
|
|
return 0;
|
|
}
|