mirror of
https://github.com/team-infusion-developers/android_kernel_samsung_msm8976.git
synced 2024-10-20 18:39:12 +00:00
d1bef4ed5f
This patch-queue improves the generic IRQ layer to be truly generic, by adding various abstractions and features to it, without impacting existing functionality. While the queue can be best described as "fix and improve everything in the generic IRQ layer that we could think of", and thus it consists of many smaller features and lots of cleanups, the one feature that stands out most is the new 'irq chip' abstraction. The irq-chip abstraction is about describing and coding and IRQ controller driver by mapping its raw hardware capabilities [and quirks, if needed] in a straightforward way, without having to think about "IRQ flow" (level/edge/etc.) type of details. This stands in contrast with the current 'irq-type' model of genirq architectures, which 'mixes' raw hardware capabilities with 'flow' details. The patchset supports both types of irq controller designs at once, and converts i386 and x86_64 to the new irq-chip design. As a bonus side-effect of the irq-chip approach, chained interrupt controllers (master/slave PIC constructs, etc.) are now supported by design as well. The end result of this patchset intends to be simpler architecture-level code and more consolidation between architectures. We reused many bits of code and many concepts from Russell King's ARM IRQ layer, the merging of which was one of the motivations for this patchset. This patch: rename desc->handler to desc->chip. Originally i did not want to do this, because it's a big patch. But having both "desc->handler", "desc->handle_irq" and "action->handler" caused a large degree of confusion and made the code appear alot less clean than it truly is. I have also attempted a dual approach as well by introducing a desc->chip alias - but that just wasnt robust enough and broke frequently. So lets get over with this quickly. The conversion was done automatically via scripts and converts all the code in the kernel. This renaming patch is the first one amongst the patches, so that the remaining patches can stay flexible and can be merged and split up without having some big monolithic patch act as a merge barrier. [akpm@osdl.org: build fix] [akpm@osdl.org: another build fix] Signed-off-by: Ingo Molnar <mingo@elte.hu> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
107 lines
2.7 KiB
C
107 lines
2.7 KiB
C
/*
|
|
* linux/arch/sh/kernel/irq_maskreg.c
|
|
*
|
|
* Copyright (C) 2001 A&D Co., Ltd. <http://www.aandd.co.jp>
|
|
*
|
|
* This file may be copied or modified under the terms of the GNU
|
|
* General Public License. See linux/COPYING for more information.
|
|
*
|
|
* Interrupt handling for Simple external interrupt mask register
|
|
*
|
|
* This is for the machine which have single 16 bit register
|
|
* for masking external IRQ individually.
|
|
* Each bit of the register is for masking each interrupt.
|
|
*/
|
|
|
|
#include <linux/config.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/irq.h>
|
|
|
|
#include <asm/system.h>
|
|
#include <asm/io.h>
|
|
#include <asm/machvec.h>
|
|
|
|
/* address of external interrupt mask register
|
|
* address must be set prior to use these (maybe in init_XXX_irq())
|
|
* XXX : is it better to use .config than specifying it in code? */
|
|
unsigned short *irq_mask_register = 0;
|
|
|
|
/* forward declaration */
|
|
static unsigned int startup_maskreg_irq(unsigned int irq);
|
|
static void shutdown_maskreg_irq(unsigned int irq);
|
|
static void enable_maskreg_irq(unsigned int irq);
|
|
static void disable_maskreg_irq(unsigned int irq);
|
|
static void mask_and_ack_maskreg(unsigned int);
|
|
static void end_maskreg_irq(unsigned int irq);
|
|
|
|
/* hw_interrupt_type */
|
|
static struct hw_interrupt_type maskreg_irq_type = {
|
|
.typename = " Mask Register",
|
|
.startup = startup_maskreg_irq,
|
|
.shutdown = shutdown_maskreg_irq,
|
|
.enable = enable_maskreg_irq,
|
|
.disable = disable_maskreg_irq,
|
|
.ack = mask_and_ack_maskreg,
|
|
.end = end_maskreg_irq
|
|
};
|
|
|
|
/* actual implementatin */
|
|
static unsigned int startup_maskreg_irq(unsigned int irq)
|
|
{
|
|
enable_maskreg_irq(irq);
|
|
return 0; /* never anything pending */
|
|
}
|
|
|
|
static void shutdown_maskreg_irq(unsigned int irq)
|
|
{
|
|
disable_maskreg_irq(irq);
|
|
}
|
|
|
|
static void disable_maskreg_irq(unsigned int irq)
|
|
{
|
|
if (irq_mask_register) {
|
|
unsigned long flags;
|
|
unsigned short val, mask = 0x01 << irq;
|
|
|
|
/* Set "irq"th bit */
|
|
local_irq_save(flags);
|
|
val = ctrl_inw((unsigned long)irq_mask_register);
|
|
val |= mask;
|
|
ctrl_outw(val, (unsigned long)irq_mask_register);
|
|
local_irq_restore(flags);
|
|
}
|
|
}
|
|
|
|
static void enable_maskreg_irq(unsigned int irq)
|
|
{
|
|
if (irq_mask_register) {
|
|
unsigned long flags;
|
|
unsigned short val, mask = ~(0x01 << irq);
|
|
|
|
/* Clear "irq"th bit */
|
|
local_irq_save(flags);
|
|
val = ctrl_inw((unsigned long)irq_mask_register);
|
|
val &= mask;
|
|
ctrl_outw(val, (unsigned long)irq_mask_register);
|
|
local_irq_restore(flags);
|
|
}
|
|
}
|
|
|
|
static void mask_and_ack_maskreg(unsigned int irq)
|
|
{
|
|
disable_maskreg_irq(irq);
|
|
}
|
|
|
|
static void end_maskreg_irq(unsigned int irq)
|
|
{
|
|
if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
|
|
enable_maskreg_irq(irq);
|
|
}
|
|
|
|
void make_maskreg_irq(unsigned int irq)
|
|
{
|
|
disable_irq_nosync(irq);
|
|
irq_desc[irq].chip = &maskreg_irq_type;
|
|
disable_maskreg_irq(irq);
|
|
}
|