mirror of
https://github.com/team-infusion-developers/android_kernel_samsung_msm8976.git
synced 2024-10-18 09:28:36 +00:00
9a7ef6d59f
This drops the various IRQ headers that were floating around and primarily providing hardcoded IRQ definitions for the various CPU subtypes. This quickly got to be an unmaintainable mess, made even more evident by the subtle breakage introduced by the SH-2 and SH-2A changes. Now that subtypes are able to register IRQ maps directly, just rip all of the headers out. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
84 lines
2.3 KiB
C
84 lines
2.3 KiB
C
/*
|
|
* Interrupt handling for INTC2-based IRQ.
|
|
*
|
|
* Copyright (C) 2001 David J. Mckay (david.mckay@st.com)
|
|
* Copyright (C) 2005, 2006 Paul Mundt (lethal@linux-sh.org)
|
|
*
|
|
* May be copied or modified under the terms of the GNU General Public
|
|
* License. See linux/COPYING for more information.
|
|
*
|
|
* These are the "new Hitachi style" interrupts, as present on the
|
|
* Hitachi 7751, the STM ST40 STB1, SH7760, and SH7780.
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/io.h>
|
|
|
|
#if defined(CONFIG_CPU_SUBTYPE_SH7760)
|
|
#define INTC2_BASE 0xfe080000
|
|
#define INTC2_INTMSK (INTC2_BASE + 0x40)
|
|
#define INTC2_INTMSKCLR (INTC2_BASE + 0x60)
|
|
#elif defined(CONFIG_CPU_SUBTYPE_SH7780)
|
|
#define INTC2_BASE 0xffd40000
|
|
#define INTC2_INTMSK (INTC2_BASE + 0x38)
|
|
#define INTC2_INTMSKCLR (INTC2_BASE + 0x3c)
|
|
#endif
|
|
|
|
static void disable_intc2_irq(unsigned int irq)
|
|
{
|
|
struct intc2_data *p = get_irq_chip_data(irq);
|
|
ctrl_outl(1 << p->msk_shift, INTC2_INTMSK + p->msk_offset);
|
|
}
|
|
|
|
static void enable_intc2_irq(unsigned int irq)
|
|
{
|
|
struct intc2_data *p = get_irq_chip_data(irq);
|
|
ctrl_outl(1 << p->msk_shift, INTC2_INTMSKCLR + p->msk_offset);
|
|
}
|
|
|
|
static struct irq_chip intc2_irq_chip = {
|
|
.name = "INTC2",
|
|
.mask = disable_intc2_irq,
|
|
.unmask = enable_intc2_irq,
|
|
.mask_ack = disable_intc2_irq,
|
|
};
|
|
|
|
/*
|
|
* Setup an INTC2 style interrupt.
|
|
* NOTE: Unlike IPR interrupts, parameters are not shifted by this code,
|
|
* allowing the use of the numbers straight out of the datasheet.
|
|
* For example:
|
|
* PIO1 which is INTPRI00[19,16] and INTMSK00[13]
|
|
* would be: ^ ^ ^ ^
|
|
* | | | |
|
|
* { 84, 0, 16, 0, 13 },
|
|
*
|
|
* in the intc2_data table.
|
|
*/
|
|
void make_intc2_irq(struct intc2_data *table, unsigned int nr_irqs)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < nr_irqs; i++) {
|
|
unsigned long ipr, flags;
|
|
struct intc2_data *p = table + i;
|
|
|
|
disable_irq_nosync(p->irq);
|
|
|
|
/* Set the priority level */
|
|
local_irq_save(flags);
|
|
|
|
ipr = ctrl_inl(INTC2_BASE + p->ipr_offset);
|
|
ipr &= ~(0xf << p->ipr_shift);
|
|
ipr |= p->priority << p->ipr_shift;
|
|
ctrl_outl(ipr, INTC2_BASE + p->ipr_offset);
|
|
|
|
local_irq_restore(flags);
|
|
|
|
set_irq_chip_and_handler_name(p->irq, &intc2_irq_chip,
|
|
handle_level_irq, "level");
|
|
set_irq_chip_data(p->irq, p);
|
|
|
|
enable_intc2_irq(p->irq);
|
|
}
|
|
}
|