114 lines
2.3 KiB
C
114 lines
2.3 KiB
C
/**
|
|
@file adpd142.h
|
|
@brief ADPD142 - Low level driver Header 'H' File
|
|
*/
|
|
#ifndef _ADPD142_H_
|
|
#define _ADPD142_H_
|
|
|
|
/**
|
|
@brief ADPD142 Slave address
|
|
*/
|
|
#define ADPD142_SLAVE_ADDR 0x64
|
|
/**
|
|
@brief ADPD142 ChipID
|
|
*/
|
|
#define ADPD_CHIPID_0 0x0016
|
|
/**
|
|
@brief ADPD142 ChipID 1
|
|
*/
|
|
#define ADPD_CHIPID_1 0x0116
|
|
/**
|
|
@brief ADPD142 ChipID 2
|
|
*/
|
|
#define ADPD_CHIPID_2 0x0216
|
|
/**
|
|
@brief ADPD143 ChipID 1
|
|
*/
|
|
#define ADPD_CHIPID_3 0x0316
|
|
/**
|
|
@brief ADPD143 ChipID 2
|
|
*/
|
|
#define ADPD_CHIPID_4 0x0416
|
|
/**
|
|
@brief ADPD142 ChipID
|
|
*/
|
|
#define ADPD_CHIPID(id) ADPD_CHIPID_##id
|
|
|
|
/*ADPD142 REGISTER ADDRESS*/
|
|
/**
|
|
@brief ADPD142 Interrupt Status Register
|
|
*/
|
|
#define ADPD_INT_STATUS_ADDR 0x0
|
|
/**
|
|
@brief ADPD142 Interrupt Mask Register
|
|
*/
|
|
#define ADPD_INT_MASK_ADDR 0x1
|
|
/**
|
|
@brief ADPD142 ChipID register
|
|
*/
|
|
#define ADPD_CHIPID_ADDR 0x8
|
|
/**
|
|
@brief ADPD142 Operating mode Register
|
|
*/
|
|
#define ADPD_OP_MODE_ADDR 0x10
|
|
/**
|
|
@brief ADPD142 Operating Mode Configuration register
|
|
*/
|
|
#define ADPD_OP_MODE_CFG_ADDR 0x11
|
|
/**
|
|
@brief ADPD142 Gesture Control Register
|
|
*/
|
|
#define ADPD_GEST_CTRL_ADDR 0x27
|
|
/**
|
|
@brief ADPD142 Gesture Threshold Register
|
|
*/
|
|
#define ADPD_GEST_THRESH_ADDR 0x28
|
|
/**
|
|
@brief ADPD142 Gesture Size Register
|
|
*/
|
|
#define ADPD_GEST_SIZE_ADDR 0x29
|
|
/**
|
|
@brief ADPD142 Proximity ON1 Threshold register
|
|
*/
|
|
#define ADPD_PROX_ON_TH1_ADDR 0x2A
|
|
/**
|
|
@brief ADPD142 proximity OFF1 Threshold register
|
|
*/
|
|
#define ADPD_PROX_OFF_TH1_ADDR 0x2B
|
|
/**
|
|
@brief ADPD142 Proximity ON2 Threshold register
|
|
*/
|
|
#define ADPD_PROX_ON_TH2_ADDR 0x2C
|
|
/**
|
|
@brief ADPD142 Proximity OFF2 Threshold register
|
|
*/
|
|
#define ADPD_PROX_OFF_TH2_ADDR 0x2D
|
|
/**
|
|
@brief ADPD142 Test PD register
|
|
*/
|
|
#define ADPD_TEST_PD_ADDR 0x52
|
|
/**
|
|
@brief ADPD142 Access control register
|
|
*/
|
|
#define ADPD_ACCESS_CTRL_ADDR 0x5F
|
|
/**
|
|
@brief ADPD142 FIFO register
|
|
*/
|
|
#define ADPD_DATA_BUFFER_ADDR 0x60
|
|
|
|
|
|
/**
|
|
@brief ADPD142 maximum array size of Platform data
|
|
*/
|
|
#define MAX_CONFIG_REG_CNT 72
|
|
/**
|
|
@brief ADPD142 Platform Data
|
|
*/
|
|
struct adpd_platform_data {
|
|
void (*adpd142_power)(bool);
|
|
unsigned short config_size;
|
|
unsigned int config_data[MAX_CONFIG_REG_CNT];
|
|
};
|
|
|
|
#endif
|